More chip cores can mean slower supercomputing, simulation shows

January 15, 2009 | Source: PhysOrg.com

Sandia simulations show an insignificant increase increase in supercomputer clock speed going from four to eight multicores for many complex applications, and exceeding eight multicores causes a decrease in speed.

The problem is the lack of memory bandwidth as well as contention between processors over the memory bus available to each processor.