European researchers are developing chips with 32 and 22 nanometer features.

To reduce the quantum effects seen at this size, such as current leakage at the logic gate, the researchers in the Pullnano project discovered a method to reduce gate leakage 100-fold by using a hafnium compound-based insulator with higher dielectric strength than traditional silicon dioxide.